Senior Physical Design Engineer - Server SoC & Chiplet Implementation

AMD
Hyderabad
Workplace: OnsiteFull timeINR 3,338,160 - 4,768,800 annuallyFunction: Design (Product/UX/UI/Visual)Experience: 8-12 yearsEducation: mastersSkills: ["Problem-solving","Analytical thinking","Teamwork","Communication","Debug capabilities"]

Plan, build, and execute physical design for complex chiplets in server SoC at advanced nodes (5nm and below). Lead block-level through tape-out implementation, run synthesis for high-speed designs, and drive place-and-route with deep analysis for optimization. Collaborate with RTL/logic teams to integrate and resolve issues, using Unix/Linux and scripting to support robust flows and debug. Apply low-power physical design concepts and industry place-and-route tooling.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
6 days ago

Senior Physical Design Engineer - Server SoC & Chiplet Implementation

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 1 hour agoStatus: Live

Job Summary

Plan, build, and execute physical design for complex chiplets in server SoC at advanced nodes (5nm and below). Lead block-level through tape-out implementation, run synthesis for high-speed designs, and drive place-and-route with deep analysis for optimization. Collaborate with RTL/logic teams to integrate and resolve issues, using Unix/Linux and scripting to support robust flows and debug. Apply low-power physical design concepts and industry place-and-route tooling.
Location: Hyderabad
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Plan, build, and execute physical design for complex chiplets in server SoC at advanced technology nodes.
  • •Drive design and implementation of large design blocks from initial concept through tape-out.
  • •Execute synthesis for high-speed designs and lead place-and-route while analyzing results for optimization.
  • •Collaborate with cross-functional teams, including RTL/logic designers, to integrate and resolve issues.
  • •Apply low-power physical design flows and tools/processes, supported by Unix/Linux and scripting.

Pay and Benefits

Salary: INR 3,338,160 - 4,768,800 annually

Key Requirements

  • •8-12 years of experience in physical design flow and methodology development on advanced nodes such as 5nm & 3nm.
  • •Hands-on experience with block-level and top-level physical implementation.
  • •Strong understanding and hands-on experience in lower node technologies (5nm or below).
  • •Hands-on experience in place and route flows, including multi-voltage designs.
  • •Proficiency in scripting languages such as Tcl, Perl, and sed/awk (debug capability preferred).
Experience:8-12 yearsSemiconductorChipletsPhysical designPlace and routeLow-power design
Education:Master's in Electronics Engineering
Skills:Problem-solvingAnalytical thinkingTeamworkCommunicationDebug capabilities
Languages:English
Tech Stack:Physical DesignPlace and RouteBlock-level implementationTop-level physical implementationSynthesisSTAUPFPower-gatingIsolationLevel-shifterFMVSIUnix/LinuxFusion CompilerICC2InnovusPythonPERLTCLSed/awk

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn