SOI Design Engineer

Design and optimize RF ICs using RF CMOS on SOI processes, leveraging deep analog/RF knowledge and EM simulation to advance high-performance wireless chip designs. Requires an MSEE with 7+ years (PhD preferred) and hands-on experience in Cadence layout, AMS verification, and RF device modeling to deliver robust, manufacturable solutions.