ASIC Implementation Engineer

Physical Design Engineer for ASIC products, focusing on RTL-to-tapeout flow in AI-centric designs. Will own physical design, verification, timing closure, EM/IR analysis, place-and-route, clock-tree synthesis, floorplanning, and flow development while collaborating with RTL engineers at the San Jose site.