Senior PCIe Design Verification Engineer

Senior verification engineer responsible for validating ASIC PCIe controller designs across GPUs/SOCs, developing reusable UVM/Specman/e testbenches, and collaborating with cross-functional teams to ensure correct implementation of PCIe, CXL, UCIe, USB and SATA interconnect protocols in a high-performance AI/compute environment.