Principal Design Engineer

Cadence Design Systems
Bengaluru
Workplace: OnsiteFull timeFunction: Design (Product/UX/UI/Visual)Skills: ["Communication","Problem-solving","Debugging","Team collaboration"]

Lead verification of design IPs in Cadence IP Group, focusing on UVM testbench development for PCIe, CCIX, CXL, USB, Ethernet, and other interfaces. May include formal verification and emulation qualification, delivering robust verification strategies and test plans with strong problem-solving and clear communication.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cadence Design Systems
Cadence Design Systems
7 months ago

Principal Design Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 5 hours agoStatus: Live
Reposted: similar role first listed 9 months ago

Job Summary

Lead verification of design IPs in Cadence IP Group, focusing on UVM testbench development for PCIe, CCIX, CXL, USB, Ethernet, and other interfaces. May include formal verification and emulation qualification, delivering robust verification strategies and test plans with strong problem-solving and clear communication.
Location: Bengaluru
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Sr. Manager level

Key Responsibilities

  • •Develop UVM testbenches to verify design IPs (PCIe, CCIX, CXL, USB, Ethernet, MIPI, etc.).
  • •Perform formal verification of complex design modules and assist in emulation qualification of design IPs.
  • •Create and execute verification strategies and test plans aligned with design goals.
  • •Communicate project status, issues, and progress clearly to the team and stakeholders.
  • •Collaborate with IP design teams to ensure high-quality verification coverage and robust designs.

Key Requirements

  • •Experience developing UVM testbenches for verification of Serial and Interface Design IPs (PCIe, CCIX, CXL, USB, Ethernet, SATA/SAS, UFS, SPI, HDMI, MIPI, I3C)
  • •Ability to perform formal verification of complex design modules
  • •Experience with emulation qualification of design IPs
  • •Ability to understand design and produce detailed verification strategy and test plan
  • •Strong problem solving, analytical and debugging skills; excellent verbal and written communication
Experience:SemiconductorsIP designHardware IP
Skills:CommunicationProblem-solvingDebuggingTeam collaboration
Tech Stack:UVMPCIeCCIXCXLUSBEthernetSATASASUFSSPIHDMIMIPII3CFormal verificationEmulation

Company Brief

Cadence Design Systems
Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.
Industry: Developer Tools
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1988
Glassdoor
Glassdoor: 3.9
WebsiteLinkedInGlassdoor