Fullchip Floorplan Design Engineer

Hands-on physical design engineer responsible for full-chip floorplanning and SoC implementation within AMD's S3 team. Translate RTL to chip structure, plan pins and topology, optimize for timing, power, and area, and collaborate with RTL, architecture, and PD teams using Fusion Compiler/Innovus.