Senior Mask Design Engineer – Hardware

NVIDIA
Santa Clara, California, Nevada, Oregon, Arizona, Washington
Workplace: HybridFull timeUSD 136,000 - 258,750 annuallyFunction: Design (Product/UX/UI/Visual)Experience: 5+ yearsEducation: bachelorsSkills: ["Teamwork","Interpersonal skills","Autonomy","Problem-solving","Positive attitude"]

Collaborate with package technical leadership and design teams to plan schedules, resolve cost and manufacturing/electrical issues, and deliver package solutions for NVIDIA products with tight timelines. Perform physical layout for silicon interposers using Cadence tools, run feasibility studies on size/cost/system performance, and support floorplan studies with custom layout and verification against design rules and netlists. Propose trade-offs and use DRC/LVS and verification tools.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
NVIDIA
NVIDIA
16 hours ago

Senior Mask Design Engineer – Hardware

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 16 hours agoStatus: Live

Job Summary

Collaborate with package technical leadership and design teams to plan schedules, resolve cost and manufacturing/electrical issues, and deliver package solutions for NVIDIA products with tight timelines. Perform physical layout for silicon interposers using Cadence tools, run feasibility studies on size/cost/system performance, and support floorplan studies with custom layout and verification against design rules and netlists. Propose trade-offs and use DRC/LVS and verification tools.
Location: Santa Clara, California, Nevada, Oregon, Arizona, Washington
Workplace: Hybrid
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Collaborate cross-functionally with the package technical lead and I/O signal integrity/technology engineers to deliver solutions for product packages on tight schedules.
  • •Perform physical layout for silicon interposers using Cadence tools.
  • •Conduct design feasibility studies to evaluate package goals for size, cost, and system performance.
  • •Study layout floorplans and execute custom layout and verification against design rules and netlists.
  • •Propose layout design trade-offs to the package technical lead to resolve and implement solutions.

Pay and Benefits

Salary: USD 136,000 - 258,750 annually
Equity and Bonus:Equity

Key Requirements

  • •B.S. in Electrical Engineering (or equivalent experience).
  • •Minimum 5+ years of proven experience in mask and layout design.
  • •Deep understanding of layout concepts in submicron CMOS technologies.
  • •Authority with Cadence layout tools, particularly Virtuoso.
  • •Experience with verification tools such as Calibre, ICV, and Thunder; proficiency with Perl, Python, Skill; and knowledge of DRC/LVS flows.
Experience:5+ years
Education:Bachelor's in Electrical Engineering
Skills:TeamworkInterpersonal skillsAutonomyProblem-solvingPositive attitude
Tech Stack:CadenceVirtuosoIntegrity auto-routingCalibreICVThunderPerlPythonSkillDRCLVSAPD

Company Brief

NVIDIA
Designs and manufactures GPUs, AI accelerators, and system-on-chip products for gaming, data centers, professional visualization, and automotive markets, enabling advanced graphics, AI, and high-performance computing solutions worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1993
Glassdoor
Glassdoor: 4.3
WebsiteLinkedInGlassdoor