Senior ASIC Design Verification Engineer - LPU

NVIDIA
Santa Clara, Boulder, Seattle, Austin, Durham
Workplace: HybridFull timeUSD 168,000 - 310,500 annuallyFunction: Design (Product/UX/UI/Visual)Experience: 8+ yearsEducation: bachelorsSkills: ["Debugging","Analytical thinking","Collaboration","Automation","Adaptability"]

Verify the design and implementation of an inference accelerator ASIC for NVIDIA’s AI and graphics platform. Own verification scope by building testbenches and infrastructure, using advanced methodologies like random stimulus, functional coverage, assertions, and UVM. Collaborate across architects and pre/post-silicon teams, implement automated verification flows to improve productivity, and stay current with ASIC verification and machine-learning techniques.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
NVIDIA
NVIDIA
1 day ago

Senior ASIC Design Verification Engineer - LPU

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 6 hours agoStatus: Live

Job Summary

Verify the design and implementation of an inference accelerator ASIC for NVIDIA’s AI and graphics platform. Own verification scope by building testbenches and infrastructure, using advanced methodologies like random stimulus, functional coverage, assertions, and UVM. Collaborate across architects and pre/post-silicon teams, implement automated verification flows to improve productivity, and stay current with ASIC verification and machine-learning techniques.
Location: Santa Clara, Boulder, Seattle, Austin, Durham
Workplace: Hybrid
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Verify the ASIC design and implementation of the inference accelerator using advanced verification methodologies.
  • •Define verification scope, develop verification infrastructure, and verify design correctness at unit/architecture levels.
  • •Collaborate with architects, designers, and pre/post silicon verification teams to deliver verification outcomes.
  • •Implement and optimize automated verification flows to improve productivity and efficiency.
  • •Stay current on ASIC design verification trends and incorporate innovative techniques into the verification process.

Pay and Benefits

Salary: USD 168,000 - 310,500 annually
Equity and Bonus:Equity

Key Requirements

  • •Bachelor’s degree in EE, CS, or CE (or equivalent experience) and 8+ years of relevant industry experience.
  • •Background building block and SoC level testbenches with strong debugging and analytical skills.
  • •Experience with verification using random stimulus, functional coverage, and assertion-based verification methodologies.
  • •Expertise in SystemVerilog and Universal Verification Methodology (UVM).
  • •Experience with design and verification tools (VCS, Verdi or equivalent); UPF power verification, netlist, and DFT verification are a plus.
Experience:8+ yearsAIASICSemiconductorsSoCInference acceleration
Education:Bachelor's in EE, CS or CE
Skills:DebuggingAnalytical thinkingCollaborationAutomationAdaptability
Tech Stack:SystemVerilogUVMVCSVerdiUPFNetlistDFTPerlPythonCC++GDSRandom stimulusFunctional coverageAssertion-based verification

Company Brief

NVIDIA
Designs and manufactures GPUs, AI accelerators, and system-on-chip products for gaming, data centers, professional visualization, and automotive markets, enabling advanced graphics, AI, and high-performance computing solutions worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1993
Glassdoor
Glassdoor: 4.3
WebsiteLinkedInGlassdoor