Principal Product Engineer

Cadence Design Systems
Austin
Workplace: OnsiteFull timeFunction: Communications, PR & CommunityExperience: 5+ yearsEducation: mastersSkills: ["Analysis skills","Communication skills","Problem solving","Organized approach","Team player"]

Work as a Principal Product Engineer in Cadence’s Digital and Signoff Group (DSG), partnering with R&D and customer engagement teams to advance software tools for advanced chip design platforms. Provide technical expertise across the RTL-to-GDSII flow, troubleshoot customer timing and optimization issues, run design benchmarks, and build/revise flows and solutions. Use ASIC digital implementation knowledge to support products and drive issue resolution.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cadence Design Systems
Cadence Design Systems
11 hours ago

Principal Product Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 11 hours agoStatus: Live

Job Summary

Work as a Principal Product Engineer in Cadence’s Digital and Signoff Group (DSG), partnering with R&D and customer engagement teams to advance software tools for advanced chip design platforms. Provide technical expertise across the RTL-to-GDSII flow, troubleshoot customer timing and optimization issues, run design benchmarks, and build/revise flows and solutions. Use ASIC digital implementation knowledge to support products and drive issue resolution.
Location: Austin
Workplace: Onsite
Employment Type: Full time
Job Function: Communications, PR & Community
Seniority: Mid level

Key Responsibilities

  • •Support Cadence products in the Digital and Signoff team.
  • •Track and debug customer issues and coordinate with R&D and the release team on resolution.
  • •Provide timing closure and PPA optimization expertise at 16nm and below nodes.
  • •Run design benchmarks and develop flows and solutions.
  • •Serve as a source of technical expertise on place-and-route and the RTL-to-GDSII flow.

Key Requirements

  • •MS in EE with 5+ years of experience in Digital Implementation, as a design engineer or product engineer.
  • •BS in EE with 8+ years of experience in Digital Implementation, as a design engineer or product engineer.
  • •Strong understanding of VLSI physical design and timing analysis, including RTL synthesis, placement optimization, clock tree synthesis, routing optimization, and silicon signoff.
  • •Experience with industry standard EDA tools for synthesis, physical design, and signoff at 16nm and below nodes.
  • •Automation skills using Perl, Tcl, and shell scripting; strong communication and analysis skills.
Experience:5+ years
Education:Master's in EE
Skills:Analysis skillsCommunication skillsProblem solvingOrganized approachTeam player
Tech Stack:PerlTclShell scripting

Company Brief

Cadence Design Systems
Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.
Industry: Developer Tools
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1988
Glassdoor
Glassdoor: 3.9
WebsiteLinkedInGlassdoor