Power Modeling Architect (CPU/GPU Accelerators)

AMD
Austin
Workplace: OnsiteFull timeUSD 122,220 - 209,520 annuallyFunction: Hardware, Embedded & Systems EngineeringEducation: mastersSkills: ["Attention to detail","Problem-solving","Collaboration","Data analysis","Cross-team communication"]

Own end-to-end power and frequency modeling across the bounding-box lifecycle, from early targeting and feasibility through silicon design, post-silicon correlation, and production. Set power and timing targets and build decision-grade frequency-vs-power models for advanced CPU, GPU, and machine-intelligence chips. Collaborate with design, technology, and post-silicon teams and guide IP teams to optimize performance at power (and power at performance).

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
2 days ago

Power Modeling Architect (CPU/GPU Accelerators)

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 18 hours agoStatus: Live

Job Summary

Own end-to-end power and frequency modeling across the bounding-box lifecycle, from early targeting and feasibility through silicon design, post-silicon correlation, and production. Set power and timing targets and build decision-grade frequency-vs-power models for advanced CPU, GPU, and machine-intelligence chips. Collaborate with design, technology, and post-silicon teams and guide IP teams to optimize performance at power (and power at performance).
Location: Austin
Workplace: Onsite
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering

Key Responsibilities

  • •Generate detailed frequency versus power models in collaboration with design, technology, and post-silicon teams.
  • •Partner with IP/sub-system teams to meet product targets pre- and post-silicon for performance at power or power at performance.
  • •Provide feedback and direction to IP teams to drive power and timing optimization and design tradeoffs.
  • •Develop bottoms-up estimates and top-down power and frequency targets for new IPs and subsystems.
  • •Establish power and timing targets and maintain ownership/visibility across the bounding-box lifecycle from concept through production.

Pay and Benefits

Salary: USD 122,220 - 209,520 annually

Key Requirements

  • •Master’s or PhD degree in Electrical Engineering or a related field.
  • •Strong data analysis skills with proficiency in Excel and Python.
  • •Strong background in VLSI, digital design, and computer architecture concepts.
  • •Familiarity with the design tradeoffs between frequency and power.
  • •Proficiency in silicon test methodologies.
Education:Master's in Electrical Engineering
Skills:Attention to detailProblem-solvingCollaborationData analysisCross-team communication
Languages:En-us
Tech Stack:ExcelPython

Eligibility

Work Authorization:Authorization required. Sponsorship not provided.

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn