STAFF ENG-HIG-HBM-LAYOUT

Micron Technology
Mexico
Workplace: OnsiteFull timeFunction: Hardware, Embedded & Systems EngineeringEducation: mastersSkills: ["Communication","Problem-solving"]

Own analog, mixed-signal, custom digital, and full-chip layout integration support for high-bandwidth memory (HBM) used in AI and high-performance computing. Verify layouts with LVS/DRC/antenna checks, ensure quality documentation, and deliver on-time block-level layouts across multiple projects. Lead planning and execution, estimate area/time, delegate work, and review sub-block layouts while coordinating effectively with global engineering teams.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Micron Technology
Micron Technology
2 weeks ago

STAFF ENG-HIG-HBM-LAYOUT

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 14 hours agoStatus: Live

Job Summary

Own analog, mixed-signal, custom digital, and full-chip layout integration support for high-bandwidth memory (HBM) used in AI and high-performance computing. Verify layouts with LVS/DRC/antenna checks, ensure quality documentation, and deliver on-time block-level layouts across multiple projects. Lead planning and execution, estimate area/time, delegate work, and review sub-block layouts while coordinating effectively with global engineering teams.
Location: Mexico
Workplace: Onsite
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering
Seniority: Sr. Manager level

Key Responsibilities

  • •Design and develop critical analog, mixed-signal, custom digital block, and full-chip integration support.
  • •Perform layout verification (LVS/DRC/antenna), quality checks, and maintain documentation.
  • •Deliver on-time block-level layouts with acceptable quality across multiple project environments.
  • •Lead planning, area/time estimation, scheduling, delegation, and execution to meet project milestones.
  • •Guide team members through sub-block layout execution and review, and coordinate with global engineering teams to ensure project success.

Key Requirements

  • •7+ years of experience in analog/custom layout design in advanced CMOS process nodes (Planar, FinFET).
  • •BE or MTech in Electronic/VLSI Engineering (or related).
  • •Must have hands-on expertise with Cadence VLE/VXL and Mentor Graphic Calibre for DRC/LVS.
  • •Experience creating layouts of critical blocks such as temperature sensors, PLL, ADC/DAC, LDO, bandgap, reference generators, charge pump, current mirrors, and comparators.
  • •Strong knowledge of analog layout fundamentals (e.g., matching, electro-migration, latch-up, coupling/crosstalk, IR-drop, parasitics) and understanding layout effects on speed, capacitance, power, and area.
Education:Master's in Electronic/VLSI Engineering
Skills:CommunicationProblem-solving
Tech Stack:Cadence VLECadence VXLMentor Graphic CalibreDRCLVSCadence VirtuosoCalibre

Company Brief

Micron Technology
Designs and manufactures semiconductor memory and storage solutions, including DRAM, NAND, and NOR flash, for computing, networking, mobile, and automotive markets worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Boise, United States
Founded: 1978
Glassdoor
Glassdoor: 3.7
WebsiteLinkedIn