RTL Synthesis and constraints Lead

Lead the timing-constraint design for an SOC subsystem at AMD, planning, building, and validating timing constraints for the RTL and coordinating with RTL, PD, and DFT teams to ensure timely delivery and high-quality constraints in deep sub-micron SOC designs.