ASIC Design Engineer, STA

Cisco
San Jose
Workplace: OnsiteFull timeUSD 152,500 - 219,200 annuallyFunction: Design (Product/UX/UI/Visual)Experience: 5+ yearsEducation: bachelorsSkills: ["Verilog","SystemVerilog","STA","Timing analysis","ECOs"]

As an ASIC Design Engineer on the STA team, you will contribute to extraction and static timing analysis (STA) flow development, convergence strategies, and correlation between PNR, Spice, and STA, while working alongside the Physical Design team. You’ll close timing at block, sub-chip, and full-chip levels, perform setup/hold/noise checks, handle ECO tasks, and develop methodologies to streamline STA work.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cisco
Cisco
5 months ago

ASIC Design Engineer, STA

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 5 hours agoStatus: Live

Job Summary

As an ASIC Design Engineer on the STA team, you will contribute to extraction and static timing analysis (STA) flow development, convergence strategies, and correlation between PNR, Spice, and STA, while working alongside the Physical Design team. You’ll close timing at block, sub-chip, and full-chip levels, perform setup/hold/noise checks, handle ECO tasks, and develop methodologies to streamline STA work.
Location: San Jose
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)

Key Responsibilities

  • •Close timing at block, sub-chip, and full-chip levels and perform quality checks (setup, hold, transition, noise) while handling ECO tasks
  • •Develop methodologies, guidelines, and checklists to streamline STA work
  • •Collaborate with the Physical Design team to ensure convergence and correlation between PNR, Spice, and STA
  • •Resolve design and flow issues to drive execution and progress
  • •Provide clear documentation and guidance to improve STA processes and workflows

Pay and Benefits

Salary: USD 152,500 - 219,200 annually

Key Requirements

  • •Bachelor’s degree in Electrical or Computer Engineering with 5+ years of ASIC Design experience
  • •Master's degree in Electrical or Computer Engineering with 3+ years of experience
  • •PhD + 0 years of experience
  • •Experience with Verilog/SystemVerilog programming
Experience:5+ yearsSemiconductorASICSiliconVerilogSystemVerilog
Education:Bachelor's in Electrical or Computer Engineering
Skills:VerilogSystemVerilogSTATiming analysisECOs
Languages:English
Tech Stack:VerilogSystemVerilogSTAPNRSpiceTiming analysis

Company Brief

Cisco
Global technology company that designs, manufactures, and sells networking hardware, telecommunications equipment, and high-technology services and products for enterprises, service providers, and governments worldwide.
Industry: Networking Equipment
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1984
Glassdoor
Glassdoor: 4.0
WebsiteLinkedInGlassdoor