Interconnect Model Development/Support CAD Staff Engineer/Senior Engineer

Micron Technology
Japan
Workplace: OnsiteFull timeFunction: Solutions Engineering & Sales EngineeringSkills: ["Communication","Problem-solving"]

Develop and release interconnect models derived from process technology information for use by parasitic extraction tools. Build new flows and methodologies for layout parasitics extraction, and collaborate with process technology and Scribe TEG teams to design test structures and calibrate models. Work with external EDA vendor tools to improve flows and troubleshoot issues, and support Micron designers in adopting the tools and workflows.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Micron Technology
Micron Technology
2 weeks ago

Interconnect Model Development/Support CAD Staff Engineer/Senior Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 5 hours agoStatus: Live

Job Summary

Develop and release interconnect models derived from process technology information for use by parasitic extraction tools. Build new flows and methodologies for layout parasitics extraction, and collaborate with process technology and Scribe TEG teams to design test structures and calibrate models. Work with external EDA vendor tools to improve flows and troubleshoot issues, and support Micron designers in adopting the tools and workflows.
Location: Japan
Workplace: Onsite
Employment Type: Full time
Job Function: Solutions Engineering & Sales Engineering
Seniority: Sr. Manager level

Key Responsibilities

  • •Develop new flows and methodologies for extracting and releasing interconnect models used for layout parasitics prediction.
  • •Build interconnect models from process technology details by working with process technology team members at global sites.
  • •Collaborate with process technology and Scribe TEG design teams to develop calibration methodologies and design test structures (TEGs).
  • •Develop parasitic extraction flows/methodologies with external EDA vendors as needed and debug vendor tool issues.
  • •Support Micron users of parasitic extraction tools and flows and help improve their adoption.

Key Requirements

  • •Experience working with chip design environments, especially schematic and layout design tools.
  • •Experience using layout parasitic extraction tools (e.g., Synopsys StarRC).
  • •Basic knowledge of semiconductor process technology (e.g., familiarity with DRC rules).
  • •Programming experience in Python and Cadence SKILL (Perl and C/C++ are a plus).
  • •Excellent communication and problem-solving skills, with willingness to learn if experience is limited.
Experience:SemiconductorEDAChip design
Skills:CommunicationProblem-solving
Tech Stack:PythonCadence SKILLPerlC/C++Synopsys StarRCEDA toolsAI agents

Company Brief

Micron Technology
Designs and manufactures semiconductor memory and storage solutions, including DRAM, NAND, and NOR flash, for computing, networking, mobile, and automotive markets worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Boise, United States
Founded: 1978
Glassdoor
Glassdoor: 3.7
WebsiteLinkedIn