Digital Design Engineer

AMD
Vancouver
Workplace: HybridFull timeFunction: Design (Product/UX/UI/Visual)Education: bachelorsSkills: ["Problem-solving","Analytical skills","Collaboration","Communication","Attention to detail"]

Develop RTL for next-generation PCI Express (PCIe) IP used across AMD’s server, client, GPU, and semi-custom products. Own end-to-end ASIC RTL design activities from architecture and microarchitecture through implementation and verification support, then contribute to post-silicon bring-up and debugging. Work with global teams to deliver high-performance, power-efficient designs, with a strong focus on timing closure, CDC analysis, lint compliance, and robust engineering execution.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
1 month ago

Digital Design Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 17 hours agoStatus: Live
Reposted: similar role first listed 8 months ago

Job Summary

Develop RTL for next-generation PCI Express (PCIe) IP used across AMD’s server, client, GPU, and semi-custom products. Own end-to-end ASIC RTL design activities from architecture and microarchitecture through implementation and verification support, then contribute to post-silicon bring-up and debugging. Work with global teams to deliver high-performance, power-efficient designs, with a strong focus on timing closure, CDC analysis, lint compliance, and robust engineering execution.
Location: Vancouver
Workplace: Hybrid
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)

Key Responsibilities

  • •Design and develop RTL for AMD’s PCI Express (PCIe) IP used across server, client, GPU, and semi-custom products.
  • •Partner with architects and design teams to define and implement microarchitectural features.
  • •Drive high-quality RTL development focused on timing closure, CDC analysis, lint compliance, and overall design robustness.
  • •Implement and optimize low-power design techniques while maintaining performance and functionality targets.
  • •Collaborate with verification engineers and participate in simulation, debug, validation, silicon bring-up, and post-silicon issue resolution.

Key Requirements

  • •Extensive experience in ASIC/SoC digital design and RTL development using Verilog/SystemVerilog.
  • •Strong understanding of synchronous digital design principles and multi-clock domain implementations.
  • •Hands-on experience with lint, CDC, and timing analysis methodologies and tools.
  • •Experience creating or contributing to technical specifications and microarchitecture documentation.
  • •Knowledge of low-power design techniques and ASIC design flows, including familiarity with silicon validation and hardware debug.
Experience:ASICSoCRTL developmentSilicon validationHardware debug
Education:Bachelor's in Electrical Engineering, Computer Engineering, Computer Science, Engineering Science, or a related field
Skills:Problem-solvingAnalytical skillsCollaborationCommunicationAttention to detail
Languages:English
Tech Stack:RTLASICSoCVerilogSystemVerilogPCI Express (PCIe)USBSATAEthernetCDCLintTiming analysisLogic analyzersOscilloscopes

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn