DFT lead

Texas Instruments
Bengaluru
Workplace: OnsiteFull timeFunction: Administration & Executive AssistanceExperience: 5+ yearsEducation: bachelorsSkills: ["Technical leadership","Mentoring","Cross-functional collaboration","Problem-solving","Ownership"]

Lead DFT architecture and execution for complex SoC and low-cost MCU platforms, defining DFT strategy across scan compression, MBIST, JTAG, and hierarchical test. Own scan insertion, ATPG, and MBIST implementation, set fault-coverage targets, and ensure test quality. Serve as a technical leader in design reviews, resolve ATPG/scan-chain/GLS issues, drive silicon bring-up correlation and debug, and build DFT automation flows using Tcl, Perl, and Python.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Texas Instruments
Texas Instruments
3 months ago

DFT lead

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 11 hours agoStatus: Live
Reposted: similar role first listed 3 months ago

Job Summary

Lead DFT architecture and execution for complex SoC and low-cost MCU platforms, defining DFT strategy across scan compression, MBIST, JTAG, and hierarchical test. Own scan insertion, ATPG, and MBIST implementation, set fault-coverage targets, and ensure test quality. Serve as a technical leader in design reviews, resolve ATPG/scan-chain/GLS issues, drive silicon bring-up correlation and debug, and build DFT automation flows using Tcl, Perl, and Python.
Location: Bengaluru
Workplace: Onsite
Employment Type: Full time
Job Function: Administration & Executive Assistance
Seniority: Mid level

Key Responsibilities

  • •Define DFT architecture for complex SoC designs from concept to tape-out.
  • •Drive DFT strategy including scan compression, MBIST, JTAG, and hierarchical testing.
  • •Own scan insertion, ATPG, and MBIST implementation for low-cost MCU platforms.
  • •Define fault coverage targets and ensure test quality standards are met.
  • •Lead silicon bring-up with ATE correlation and debug, and develop DFT automation flows.

Key Requirements

  • •5+ years of hands-on DFT engineering experience in the semiconductor industry.
  • •Expert knowledge of scan insertion, ATPG, MBIST, fault simulation, and DFT sign-off.
  • •Advanced proficiency with Cadence tools: Modus (DFT), Genus (Synthesis), and Xcelium (Simulation).
  • •Strong expertise in Verilog and/or VHDL.
  • •Advanced scripting skills in Tcl, Perl, and/or Python for flow automation; familiarity with low-power DFT (multi-voltage, clock-gated designs).
Experience:5+ yearsSemiconductorDFTSilicon design
Education:Bachelor's
Skills:Technical leadershipMentoringCross-functional collaborationProblem-solvingOwnership
Tech Stack:Cadence ModusCadence GenusCadence XceliumVerilogVHDLTclPerlPythonATP GMBISTJTAGScan insertionFault simulationATE correlation

Company Brief

Texas Instruments
Designs and manufactures semiconductors and analog chips used in industrial, automotive, personal electronics, communications, and enterprise systems. It is one of the world’s largest semiconductor companies, with a broad portfolio of embedded processing and power products.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Dallas, United States
Founded: 1930
WebsiteLinkedIn