SR Layout Engineer, DEG

Micron Technology
Boise
Workplace: OnsiteFull timeFunction: Hardware, Embedded & Systems EngineeringSkills: ["Collaboration","Communication","Project management","Problem-solving","Team leadership"]

Build high-quality physical IP layouts for Micron’s DRAM technologies, using Cadence Virtuoso and related tools. Own layout verification (LVS/DRC/EM), quality checks, and documentation, ensuring on-time delivery of block-level layouts. Guide sub-block layout execution and reviews, manage multiple projects, and collaborate with global engineering teams to deliver reliable designs that improve product success and team workflows.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Micron Technology
Micron Technology
1 month ago

SR Layout Engineer, DEG

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 20 hours agoStatus: Live

Job Summary

Build high-quality physical IP layouts for Micron’s DRAM technologies, using Cadence Virtuoso and related tools. Own layout verification (LVS/DRC/EM), quality checks, and documentation, ensuring on-time delivery of block-level layouts. Guide sub-block layout execution and reviews, manage multiple projects, and collaborate with global engineering teams to deliver reliable designs that improve product success and team workflows.
Location: Boise
Workplace: Onsite
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering
Seniority: Mid level

Key Responsibilities

  • •Design and develop IP layouts used in DRAM chips.
  • •Perform layout verification including LVS/DRC/EM, quality checks, and documentation.
  • •Ensure on-time delivery of block-level layouts with acceptable quality.
  • •Guide and lead team members in sub-block layout execution and review their work.
  • •Communicate effectively with engineering teams globally to support successful layout project delivery.

Pay and Benefits

Perks:Health InsuranceDentalVisionPaid LeavePaid Time-offPaid Holidays

Key Requirements

  • •Experience performing physical layout using Cadence Virtuoso or similar tools.
  • •Familiarity with DRC, LVS, physical verification, and reliability checks.
  • •Strong understanding of circuit design principles to create high-performance layouts optimized for area.
  • •Hands-on critical analog layout experience for blocks such as Temperature sensors, PLL, ADC, DAC, LDO, Bandgap, reference generators, Charge Pump, Current Mirrors, Comparator, and Differential Amplifier.
  • •Knowledge of analog layout fundamentals including matching, electro-migration, latch-up, coupling, crosstalk, IR-drop, and parasitics.
Experience:SemiconductorsDRAMMemory design
Skills:CollaborationCommunicationProject managementProblem-solvingTeam leadership
Tech Stack:Cadence VirtuosoDRCLVSElectromigrationParasitic extraction

Company Brief

Micron Technology
Designs and manufactures semiconductor memory and storage solutions, including DRAM, NAND, and NOR flash, for computing, networking, mobile, and automotive markets worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Boise, United States
Founded: 1978
Glassdoor
Glassdoor: 3.7
WebsiteLinkedIn