Principal Software Engineer

Cadence Design Systems
Noida
Workplace: OnsiteFull timeFunction: Software EngineeringEducation: mastersSkills: ["C","C++","Embedded C","Scripting","UVM","SoC verification","IP/VIP development","Design verification","Protocols","Communication"]

Lead development of IP/VIP and subsystems for SoC verification, applying UVM and SW-driven (embedded C) approaches. Work on C/C++ and protocol-level verification while collaborating across teams to adopt design and verification methodologies in a fast-paced electronic design environment.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cadence Design Systems
Cadence Design Systems
5 months ago

Principal Software Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 8 hours agoStatus: Live
Reposted: similar role first listed 3 years ago

Job Summary

Lead development of IP/VIP and subsystems for SoC verification, applying UVM and SW-driven (embedded C) approaches. Work on C/C++ and protocol-level verification while collaborating across teams to adopt design and verification methodologies in a fast-paced electronic design environment.
Location: Noida
Workplace: Onsite
Employment Type: Full time
Job Function: Software Engineering

Key Responsibilities

  • •Develop IP/VIP and sub-systems for SoC-level verification environments using UVM and SW-driven (embedded C) approaches.
  • •Collaborate with cross-functional teams to apply and improve design and verification methodologies.
  • •Ramp up quickly on new technologies and contribute technical leadership to the team.
  • •Analyze, diagnose, and communicate verification results with strong written and spoken skills.
  • •Engage with customers and internal stakeholders to ensure robust verification coverage and success.

Key Requirements

  • •Proficient in C, C++ programming and scripting languages.
  • •Knowledge of protocols such as AMBA, PCIe, USB, Ethernet etc.
  • •Background in developing IP/VIP, Sub-system, SoC level verification environment with both UVM and SW-driven (embedded c).
  • •Strong interest and understanding of design and verification methodologies.
  • •Must possess strong written, verbal and presentation skills.
Experience:SemiconductorElectronicsEmbedded software
Education:Master's
Skills:CC++Embedded CScriptingUVMSoC verificationIP/VIP developmentDesign verificationProtocolsCommunication
Tech Stack:CC++Embedded CUVMIP/VIPSoCPCIeAMBAUSBEthernet

Company Brief

Cadence Design Systems
Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.
Industry: Developer Tools
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1988
Glassdoor
Glassdoor: 3.9
WebsiteLinkedInGlassdoor