Design Engineering Architect

Lead front-end RTL design and verification efforts for IPs and SoCs in a semiconductor context. Mentor a team of RTL engineers, define microarchitectural features, write and optimize RTL (Verilog/SystemVerilog/VHDL), and oversee pre-silicon verification while collaborating with DV, PD, Architecture, and firmware teams to ensure on-time delivery.