Digital Verification Engineer Prime (FEC)

Senior Digital Verification Engineer at Ciena responsible for implementing verification strategies to thoroughly simulate and validate FEC IP blocks. Collaborates with design, DSP, verification, systems, and architecture teams to develop verification plans, create testbenches using SystemVerilog UVM and C++, perform coverage-driven verification, mentor junior engineers, and communicate progress and risks to stakeholders.