Lead IP Block level Verification Engineer

Lead and contribute to verification of Network-on-Chip IPs and subsystems, architecting and developing simulation/formal verification environments, writing SystemVerilog/UVM testbenches, and driving coverage and validation to ensure functional correctness of NOC IPs and SOC designs. Collaborate with architects and design engineers across sites to deliver robust verification results.