Cadence Design Systems

2 weeks ago

High Speed Interface Protocols, Principal AE

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 20 hours agoStatus: Live

Job Summary

Architect and configure customer high-speed interface solutions using Cadence Serdes IP, leveraging standards like PCIe, CXL, Ethernet, and USB. Serve as a product expert and technical presales partner, presenting the IP portfolio, demonstrating performance at events, and providing quick-turn support to customers and field teams. Lead initiatives to improve team productivity and grow the IP business, including writing application notes and occasionally traveling to customer sites.

Location: San Jose

Workplace: Onsite

Employment Type: Full time

Job Function: Sales

Seniority: Sr. Manager level

Key Responsibilities

•Architect interface solutions for customers using Cadence Serdes IP by applying high-speed interface standards.
•Provide technical presales support and configure High-Speed Interface IP, including PCIe, CXL, and Ethernet PHY and controllers.
•Present Cadence’s IP portfolio and serve as a product expert in digital controller and PHY IPs and protocols.
•Partner with IP Sales, marketing, and R&D teams to win opportunities and demonstrate IP performance at events.
•Provide quick-turn technical support and write application notes/articles; travel to customer sites may be required occasionally.

Travel: Low travel

Pay and Benefits

Salary: USD 123,200 - 228,800 annually

Equity and Bonus:Equity

Perks:Paid LeavePaid Holidays401kEmployer MatchEquityHealth InsuranceDentalVision

Key Requirements

•BS in EE/CE (or related) with 15+ years of relevant experience or MS in EE/CE (or related) with 10+ years of relevant work experience.
•Knowledge of one or more high speed interface protocols including PCIe, CXL, UCIe, Ethernet, USB, MIPI, 224G, 112G.
•Strong knowledge of PHY and/or controllers for one or more high speed interface protocols.
•Demonstrated individual leadership and initiative to manage pre-sales accounts.
•Excellent presentation and verbal/written communication skills.

Experience:10+ yearsSemiconductor IPSerDes

Education:Bachelor's in Electrical Engineering (EE) / Computer Engineering (CE)

Skills:PresentationCommunicationLeadershipInitiative

Tech Stack:PCIeCXLEthernetUSBUCIeMIPI224G112GPHYControllersAXIPIPESerdes IPSoCs

Company Brief

Cadence Design Systems

Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.

Industry: Developer Tools

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: San Jose, United States

Founded: 1988

Glassdoor: 3.9

Website LinkedIn Glassdoor

Loading job details...

Preparing the role view and application actions.

Cadence Design Systems

2 weeks ago

High Speed Interface Protocols, Principal AE

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 20 hours agoStatus: Live

Job Summary

Location: San Jose

Workplace: Onsite

Employment Type: Full time

Job Function: Sales

Seniority: Sr. Manager level

Key Responsibilities

•Architect interface solutions for customers using Cadence Serdes IP by applying high-speed interface standards.
•Provide technical presales support and configure High-Speed Interface IP, including PCIe, CXL, and Ethernet PHY and controllers.
•Present Cadence’s IP portfolio and serve as a product expert in digital controller and PHY IPs and protocols.
•Partner with IP Sales, marketing, and R&D teams to win opportunities and demonstrate IP performance at events.
•Provide quick-turn technical support and write application notes/articles; travel to customer sites may be required occasionally.

Travel: Low travel

Pay and Benefits

Salary: USD 123,200 - 228,800 annually

Equity and Bonus:Equity

Perks:Paid LeavePaid Holidays401kEmployer MatchEquityHealth InsuranceDentalVision

Key Requirements

•BS in EE/CE (or related) with 15+ years of relevant experience or MS in EE/CE (or related) with 10+ years of relevant work experience.
•Knowledge of one or more high speed interface protocols including PCIe, CXL, UCIe, Ethernet, USB, MIPI, 224G, 112G.
•Strong knowledge of PHY and/or controllers for one or more high speed interface protocols.
•Demonstrated individual leadership and initiative to manage pre-sales accounts.
•Excellent presentation and verbal/written communication skills.

Experience:10+ yearsSemiconductor IPSerDes

Education:Bachelor's in Electrical Engineering (EE) / Computer Engineering (CE)

Skills:PresentationCommunicationLeadershipInitiative

Tech Stack:PCIeCXLEthernetUSBUCIeMIPI224G112GPHYControllersAXIPIPESerdes IPSoCs

Company Brief

Cadence Design Systems

Industry: Developer Tools

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: San Jose, United States

Founded: 1988

Glassdoor: 3.9

Website LinkedIn Glassdoor