Principal Design Engineer

Lead a team to implement high-performance System-On-Chip (SOC) verification flows using Palladium and Protium, oversee RTL synthesis, floor planning, clock tree construction, timing closure, and collaboration across Front End RTL and Back End Verification teams to tape out SOCs.