Silicon Co-design Intern - 2027

NVIDIA
Shanghai
Workplace: OnsiteInternshipFunction: Design (Product/UX/UI/Visual)Skills: ["Problem solving","Collaborative","Interpersonal","Verbal communication","Written communication","Presentation skills","Teamwork"]

Support GPU/SOC feature and IP bring-up by creating validation, tuning, and optimization methodologies, and developing test plans and test cases. Perform system-level profiling and ROI investigations, collaborating across system architecture, DFT, ASIC, SW/FW, platform, validation, and production teams. Build automation scripts for product definitions and results analysis, and perform hands-on lab bring-up and debug using lab instrumentation to improve quality, safety, and manufacturability.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
NVIDIA
NVIDIA
1 hour ago

Silicon Co-design Intern - 2027

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 1 hour agoStatus: Live

Job Summary

Support GPU/SOC feature and IP bring-up by creating validation, tuning, and optimization methodologies, and developing test plans and test cases. Perform system-level profiling and ROI investigations, collaborating across system architecture, DFT, ASIC, SW/FW, platform, validation, and production teams. Build automation scripts for product definitions and results analysis, and perform hands-on lab bring-up and debug using lab instrumentation to improve quality, safety, and manufacturability.
Location: Shanghai
Workplace: Onsite
Employment Type: Internship
Job Function: Design (Product/UX/UI/Visual)
Seniority: Intern level

Key Responsibilities

  • •Work proactively on GPU/SOC feature/IP bring-up and characterization, including creating validation, tuning, and optimization methodologies.
  • •Develop test plans and test cases and perform system-level use case analysis/profiling and feature ROI investigations.
  • •Collaborate across System Architecture, DFT, ASIC, SW/FW, platform, validation, and production teams for system-level architecture, design, productization, debugging, and deployment.
  • •Design tools/scripts to automate product definitions, data collection, test case execution, and results analysis, including functionality/performance/latency analysis.
  • •Provide hands-on silicon bring-up, validation, and debug support and coordinate product-level feature deployment to meet aggressive schedules.

Key Requirements

  • •Pursuing a BS or MS degree in Microelectronics/Electronic Engineering/Computer and related fields.
  • •Strong EE fundamentals including digital design and computer architecture, with knowledge of power analysis, timing analysis, fault analysis, sampling, and statistics.
  • •Experience in high-performance circuit areas such as low power, PLLs/clocking, SerDes/high-speed IO, SRAMs, power delivery/regulation, or security circuits.
  • •Good understanding of firmware/driver structures and their interaction with hardware (a plus).
  • •Hands-on lab experience with silicon bring-up, frequency and power characterization, and tester-to-system correlation using lab tools.
Education:
Skills:Problem solvingCollaborativeInterpersonalVerbal communicationWritten communicationPresentation skillsTeamwork
Languages:ChineseEnglish
Tech Stack:PythonWindowsLinuxPLLClockingSerDesHigh-speed IOSRAMPower delivery/regulationDFTASICOscilloscopesMultimetersDAQFirmwareDriver

Company Brief

NVIDIA
Designs and manufactures GPUs, AI accelerators, and system-on-chip products for gaming, data centers, professional visualization, and automotive markets, enabling advanced graphics, AI, and high-performance computing solutions worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1993
Glassdoor
Glassdoor: 4.3
WebsiteLinkedInGlassdoor