SOC Design Verification Engineer

SOC design verification engineer responsible for verifying IPs/blocks from test plan development through GLS sign-off, collaborating with PD, RTL and DFT teams. Role emphasizes pre-silicon verification, testbench development, coverage-driven validation, and cross-domain debugging of complex SOC subsystems in a leading semiconductor research environment.