Memory Circuit Design Engineer at Intel (Santa Clara, Phoenix, Austin)