Senior ASIC Verification Engineer (PCIe/CXL)

AMD
San Jose, San Diego, Austin
Workplace: HybridFull timeUSD 145,600 - 249,600 annuallyFunction: Hardware, Embedded & Systems EngineeringEducation: bachelorsSkills: ["Communication","Teamwork","Analytical thinking","Problem-solving","Independence"]

Own the front-end ASIC/FPGA verification for PCIe/CXL-based IP, working with architecture, IP design, PD teams, and product engineers to reach first-pass silicon success. Collaborate with architects and hardware/firmware teams to understand features and build test plans that cover interactions across hardware, firmware, and driver use cases. Develop UVM testbenches and verification components, create directed/random tests, and run regressions to debug failures and improve functional and performance quality.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
1 day ago

Senior ASIC Verification Engineer (PCIe/CXL)

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 11 hours agoStatus: Live

Job Summary

Own the front-end ASIC/FPGA verification for PCIe/CXL-based IP, working with architecture, IP design, PD teams, and product engineers to reach first-pass silicon success. Collaborate with architects and hardware/firmware teams to understand features and build test plans that cover interactions across hardware, firmware, and driver use cases. Develop UVM testbenches and verification components, create directed/random tests, and run regressions to debug failures and improve functional and performance quality.
Location: San Jose, San Diego, Austin
Workplace: Hybrid
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering
Seniority: Mid level

Key Responsibilities

  • •Collaborate with architects, hardware engineers, and firmware engineers to understand new PCIe/CXL features to be verified.
  • •Develop test plan documentation covering interactions across features, hardware, firmware, and software driver use cases.
  • •Code IP/SS-level UVM testbenches and verification components such as monitors, scoreboards, and checkers.
  • •Build directed and random verification tests and run regressions to debug failures.
  • •Ensure high design functional, performance, and implementation quality through verification and failure analysis.

Pay and Benefits

Salary: USD 145,600 - 249,600 annually

Key Requirements

  • •Experience with PCIe, CXL, NVMe, or ethernet protocols.
  • •Proficiency in IP-level ASIC verification.
  • •Expert in Verilog and SystemVerilog with strong object-oriented programming.
  • •Expertise in developing UVM-based verification frameworks and testbenches.
  • •Bachelors or Masters degree in computer engineering or electrical engineering.
Experience:ASIC verificationFPGAPCIeCXLNVMeEthernetUVMComputer architectureSimulationHLS
Education:Bachelor's in computer engineering/Electrical Engineering
Skills:CommunicationTeamworkAnalytical thinkingProblem-solvingIndependence
Languages:En-us
Tech Stack:PCIeCXLNVMeEthernetASICFPGAVerilogSystemVerilogUVMPythonPerlUVM testbenchesMonitorsScoreboardCheckersSimulationHLSHLS tools

Eligibility

Work Authorization:Authorization required. Sponsorship not provided.

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn