Physical Design Engineer

Intel
Penang
Workplace: OnsiteFull timeFunction: Design (Product/UX/UI/Visual)0Education: bachelorsSkills: ["Problem-solving","Detail-oriented"]

Craft high-quality custom IP and SoC physical designs by translating RTL into manufacturing-ready databases. Implement key steps of the physical design flow—synthesis, place and route, clock tree synthesis, static timing analysis, and floorplanning—then run verification and signoff including formal equivalence checks and layout verification. Optimize for power, frequency, and area, and analyze power integrity, noise, and timing closure while improving physical design methodologies and flow automation.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Intel
Intel
3 days ago

Physical Design Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 14 hours agoStatus: Live

Job Summary

Craft high-quality custom IP and SoC physical designs by translating RTL into manufacturing-ready databases. Implement key steps of the physical design flow—synthesis, place and route, clock tree synthesis, static timing analysis, and floorplanning—then run verification and signoff including formal equivalence checks and layout verification. Optimize for power, frequency, and area, and analyze power integrity, noise, and timing closure while improving physical design methodologies and flow automation.
Location: Penang
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)

Key Responsibilities

  • •Perform physical design implementation of custom IP and SoC designs from RTL to GDSII.
  • •Execute physical design flow tasks including synthesis, place and route, floor planning, clock tree synthesis, and static timing analysis.
  • •Conduct verification and signoff activities such as formal equivalence checks, reliability verifications, and layout verification.
  • •Analyze power integrity, noise, and timing closure results to ensure design convergence.
  • •Optimize designs for power, frequency, and area and collaborate on physical design methodology and flow automation enhancements.

Key Requirements

  • •Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field with 0-1 years of physical design experience via internships, academic projects, coursework, or hands-on training.
  • •Or, a Master’s degree in Electrical Engineering, Computer Engineering, or a related field with no prior professional experience.
  • •Demonstrated proficiency in physical design methodologies, flows, and EDA tools (e.g., synthesis, place and route, timing analysis).
  • •Knowledge of VLSI design methodologies including clock tree synthesis, timing closure, and coverage analysis.
  • •Familiarity with scripting languages (Perl or TCL) and hardware description languages (Verilog or VHDL).
Experience:0VLSISemiconductors
Education:Bachelor's in Electrical Engineering, Computer Engineering
Skills:Problem-solvingDetail-oriented
Tech Stack:RTLGDSIISynthesisPlace and routeFloor planningClock tree synthesisStatic timing analysisFormal equivalence checksReliability verificationsLayout verificationPower integrityNoise analysisTiming closurePerlTCLVerilogVHDLEDA toolsVLSI

Company Brief

Intel
Designs and manufactures semiconductor chips, processors, and related hardware for PCs, data centers, networking, and embedded applications, while providing software and services to accelerate computing across industries globally.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1968
Glassdoor
Glassdoor: 3.8
WebsiteLinkedInGlassdoor