Principal Design Engineer

Cadence Design Systems
Bengaluru
Workplace: OnsiteFull timeFunction: Design (Product/UX/UI/Visual)Experience: 6+ yearsSkills: ["FinFET","Analog layout","High-speed layout","Memory PHY","Custom layout"]

Lead major blocks of Memory PHY layout design in a FinFET-focused environment, performing hands-on analog and high-speed layout work. Coordinate with circuit leads and layout teams, participate in reviews, and drive layout blocks through to completion, leveraging experience with advanced nodes (3nm/5nm/7nm) and custom layout expertise.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cadence Design Systems
Cadence Design Systems
9 months ago

Principal Design Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 3 hours agoStatus: Live

Job Summary

Lead major blocks of Memory PHY layout design in a FinFET-focused environment, performing hands-on analog and high-speed layout work. Coordinate with circuit leads and layout teams, participate in reviews, and drive layout blocks through to completion, leveraging experience with advanced nodes (3nm/5nm/7nm) and custom layout expertise.
Location: Bengaluru
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)

Key Responsibilities

  • •Own and Lead Major blocks of Memory PHY Layout design.
  • •Perform hand-on design of critical analog and high-speed layout blocks.
  • •Coordinate design work with Circuit leads, layout contractors and layout team members.
  • •Participate in layout reviews by presenting and reviewing custom layout designs.
  • •Contribute to layout optimization and validation activities across the memory PHY design flow.

Key Requirements

  • •6+ years of experience in custom layout
  • •Experience on high-speed analog mixed-signal layout is desirable
  • •Candidate should have worked on Finfet technology layouts
  • •Exposure to technology nodes like 3nm/5nm and 7nm is required
  • •Own and Lead Major blocks of Memory PHY Layout design
Experience:6+ yearsSemiconductorHardware design
Skills:FinFETAnalog layoutHigh-speed layoutMemory PHYCustom layout
Tech Stack:FinFETMemory PHYAnalog layoutHigh-speed layout

Company Brief

Cadence Design Systems
Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.
Industry: Developer Tools
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1988
Glassdoor
Glassdoor: 3.9
WebsiteLinkedInGlassdoor