Senior RTL Design Engineer

Senior RTL Design Engineer to own micro-architecture and RTL for digital control blocks in high-speed mixed-signal IP, bridging digital and analog domains. You’ll drive PHY blocks (PCS, calibration engines, power states, clock/reset), define digital-analog interfaces, implement calibration algorithms, ensure IP compliance with PIPE interfaces, and lead front-end closure activities in a hybrid India-based role.