Loading job details...

Preparing the role view and application actions.

AMD

2 days ago

Principal Systems Validation Engineer – Data Center GPU System Stress

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 14 hours agoStatus: Live

Job Summary

Define and drive system stability and stress validation strategies for next-generation Data Center GPU platforms. Translate validation plans into coverage models, test content, and automation frameworks, partnering across architecture, silicon, firmware/software, and verification teams. Lead complex HW/FW/SW issue investigations and debug workflows to improve test coverage, tools, and data-driven quality—ensuring reliable product readiness under maximum stress workloads.

Location: Vancouver

Workplace: Hybrid

Employment Type: Full time

Job Function: Communications, PR & Community

Seniority: Sr. Manager level

Key Responsibilities

•Define, drive, and evolve system stability and stress validation strategy, implementing it across test content, coverage models, and automation frameworks to ensure full system stability.
•Develop understanding of silicon SoCs, board-level designs, system-level designs/interfaces, and firmware/software stacks to create stress tests and investigate complex issues.
•Collaborate with validation, firmware/software, silicon design, and verification teams to develop and execute robust stress- and scale-level validation plans aligned to customer requirements.
•Provide technical leadership for complex system-level challenges across HW/FW/SW interactions, feeding learnings back into stronger test coverage, improved tools, and optimized workflows.
•Drive validation innovation, including AI-assisted validation workflows, at-scale validation environments, and data-driven quality methodologies to improve debug efficiency and execution speed.

Key Requirements

•Define and execute system stability and stress validation strategies, including test content, coverage models, and automation frameworks.
•Develop deep understanding of silicon SoCs, board-level designs, system-level designs/interfaces, and firmware/software stacks to build system stress tests and investigate complex issues.
•Work across validation, firmware/software, silicon design, and verification teams to deliver robust stress- and scale-level validation test plans meeting customer requirements.
•Provide technical leadership for complex system-level challenges spanning HW/FW/SW interactions and drive improved test coverage and workflows.
•Hands-on programming/scripting/debug skills (e.g., C/C++, Perl, Ruby, Python) with working knowledge of Linux and Windows server environments.

Experience:Data centerAI/MLHPCSemiconductorGPUSoC

Education:Master's in Computer Engineering or Electrical Engineering

Skills:Analytical problem-solvingAttention to detailTechnical leadershipCollaborationContinuous improvement

Languages:En-us

Tech Stack:CC++PerlRubyPythonLinuxWindowsSoCGPUSiliconFirmwareAutomation frameworksDebug workflows

Company Brief

AMD

Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.

Industry: Electronics Manufacturing

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: Santa Clara, United States

Founded: 1969

Glassdoor: 3.9

Website LinkedIn