Verification Engineer

Develop and execute verification plans for IP blocks at block and system levels, building SystemVerilog/UVM verification environments and testbenches. Create Python-based behavioral models, compare them to RTL implementations, and debug simulation failures to drive root-cause resolution. Collaborate with design and architecture teams to ensure design quality, while maintaining automation scripts and regression frameworks and improving verification methodologies and flows using AI-assisted tools.