1 week ago

HSIO Validation Lead – Silicon Co-Design

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 22 hours agoStatus: Live

Job Summary

Own post-silicon bring-up, characterization, validation, and deep debug of PCIe, NVLink, C2C, and other HSIO interfaces across NVIDIA GPUs, CPUs, and SoCs. Define validation strategy (test coverage, margining, stress criteria), drive root-cause across protocol, signal integrity, firmware, drivers, and platform topology, and confirm fixes. Build AI-agent-assisted debug/triage flows and improve future coverage based on lessons learned from real silicon.

Location: Santa Clara

Workplace: Hybrid

Employment Type: Full time

Job Function: Design (Product/UX/UI/Visual)

Seniority: Mid level

Key Responsibilities

•Own post-silicon bring-up, characterization, validation, and debug of PCIe, NVLink, C2C, and other HSIO interfaces from first power-on through production readiness.
•Close the hardest failures by driving root cause across protocol behavior, signal integrity, firmware and driver interactions, platform topology, and silicon marginalities; confirm fixes.
•Define validation strategy, including test coverage, debug priorities, margining methodology, and stress criteria to prevent silicon risk from escaping to customers.
•Own and build AI-agent workflows for automated debug triage, intelligent data pipelines, and analysis to reduce cycle time and identify issues before production.
•Ensure robust interoperability across the ecosystem (retimers, switches, accelerators, CPUs, GPUs) and use real-silicon learnings to improve future methodology and coverage.

Pay and Benefits

Salary: USD 168,000 - 310,500 annually

Equity and Bonus:Equity

Key Requirements

•BS or MS in Electrical Engineering, Computer Engineering, or Systems Engineering (or equivalent lab experience).
•8+ years in silicon validation, HSIO bring-up, or high-speed interface debug on real hardware.
•Deep protocol expertise in PCIe, NVLink, CXL, C2C, Ethernet, USB, or similar high-speed interfaces.
•Strong signal integrity fundamentals: SERDES behavior, link training, equalization, clocking, reset, power management, and high-speed board/system interactions.
•Hands-on lab depth with oscilloscopes, BERTs, protocol analyzers, logic analyzers, exercisers, and silicon debug tools.

Experience:8+ yearsSilicon validationHSIOHigh-speed interfaces

Education:Bachelor's in Electrical Engineering, Computer Engineering, or Systems Engineering

Skills:DebuggingRoot cause analysisValidation methodologyStatistical proficiencyJudgment

Tech Stack:PCIeNVLinkC2CCXLEthernetUSBSERDESLink trainingEqualizationClockingResetPower managementOscilloscopesBERTsProtocol analyzersLogic analyzersExercisersSilicon debug toolsFirmwareDrivers

Company Brief

NVIDIA

Designs and manufactures GPUs, AI accelerators, and system-on-chip products for gaming, data centers, professional visualization, and automotive markets, enabling advanced graphics, AI, and high-performance computing solutions worldwide.

Industry: Electronics Manufacturing

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: Santa Clara, United States

Founded: 1993

Glassdoor: 4.3

Website LinkedIn Glassdoor

Loading job details...

Preparing the role view and application actions.

NVIDIA

1 week ago

HSIO Validation Lead – Silicon Co-Design

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 22 hours agoStatus: Live

Job Summary

Location: Santa Clara

Workplace: Hybrid

Employment Type: Full time

Job Function: Design (Product/UX/UI/Visual)

Seniority: Mid level

Key Responsibilities

•Own post-silicon bring-up, characterization, validation, and debug of PCIe, NVLink, C2C, and other HSIO interfaces from first power-on through production readiness.
•Close the hardest failures by driving root cause across protocol behavior, signal integrity, firmware and driver interactions, platform topology, and silicon marginalities; confirm fixes.
•Define validation strategy, including test coverage, debug priorities, margining methodology, and stress criteria to prevent silicon risk from escaping to customers.
•Own and build AI-agent workflows for automated debug triage, intelligent data pipelines, and analysis to reduce cycle time and identify issues before production.
•Ensure robust interoperability across the ecosystem (retimers, switches, accelerators, CPUs, GPUs) and use real-silicon learnings to improve future methodology and coverage.

Pay and Benefits

Salary: USD 168,000 - 310,500 annually

Equity and Bonus:Equity

Key Requirements

•BS or MS in Electrical Engineering, Computer Engineering, or Systems Engineering (or equivalent lab experience).
•8+ years in silicon validation, HSIO bring-up, or high-speed interface debug on real hardware.
•Deep protocol expertise in PCIe, NVLink, CXL, C2C, Ethernet, USB, or similar high-speed interfaces.
•Strong signal integrity fundamentals: SERDES behavior, link training, equalization, clocking, reset, power management, and high-speed board/system interactions.
•Hands-on lab depth with oscilloscopes, BERTs, protocol analyzers, logic analyzers, exercisers, and silicon debug tools.

Experience:8+ yearsSilicon validationHSIOHigh-speed interfaces

Education:Bachelor's in Electrical Engineering, Computer Engineering, or Systems Engineering

Skills:DebuggingRoot cause analysisValidation methodologyStatistical proficiencyJudgment

Tech Stack:PCIeNVLinkC2CCXLEthernetUSBSERDESLink trainingEqualizationClockingResetPower managementOscilloscopesBERTsProtocol analyzersLogic analyzersExercisersSilicon debug toolsFirmwareDrivers

Company Brief

NVIDIA

Industry: Electronics Manufacturing

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: Santa Clara, United States

Founded: 1993

Glassdoor: 4.3

Website LinkedIn Glassdoor