Physical Design Power Methodology Senior Staff Engineer

AMD
Markham
Workplace: OnsiteFull timeFunction: Solutions Engineering & Sales EngineeringEducation: mastersSkills: ["Accuracy","Detail-oriented","Communication","Problem-solving"]

Work on the front-end design/integration team within Radeon Technologies Group to achieve first-pass silicon success. Implement and verify DFT architecture features, develop scan insertion and ATPG pattern generation, and validate ATPG patterns via gate-level simulation. Analyze test coverage and reduce test cost, then provide post-silicon support for successful bring-up and yield learning. Collaborate with architecture, IP design, physical design, and product engineering teams.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
5 days ago

Physical Design Power Methodology Senior Staff Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 1 hour agoStatus: Live

Job Summary

Work on the front-end design/integration team within Radeon Technologies Group to achieve first-pass silicon success. Implement and verify DFT architecture features, develop scan insertion and ATPG pattern generation, and validate ATPG patterns via gate-level simulation. Analyze test coverage and reduce test cost, then provide post-silicon support for successful bring-up and yield learning. Collaborate with architecture, IP design, physical design, and product engineering teams.
Location: Markham
Workplace: Onsite
Employment Type: Full time
Job Function: Solutions Engineering & Sales Engineering
Seniority: Mid level

Key Responsibilities

  • •Implement and verify DFT architecture and features.
  • •Develop scan insertion and ATPG pattern generation.
  • •Verify ATPG patterns using gate-level simulation.
  • •Perform test coverage and test cost reduction analysis.
  • •Provide post-silicon support to improve bring-up and enhance yield learning.

Key Requirements

  • •Understanding of Design for Test methodologies and DFT verification experience (e.g., IEEE1500, JTAG 1149.x, scan, memory BIST).
  • •Experience with Mentor testkompress and/or Synopsys Tetramax/DFTMAX.
  • •Experience with VCS simulation, Perl/Shell scripting, and Verilog RTL design.
  • •Ability to work with senior silicon design engineers and maintain high accuracy and strong attention to detail.
  • •Bachelors or Masters degree in computer engineering or Electrical Engineering.
Experience:SemiconductorSilicon designDFT verificationTest engineering
Education:Master's in computer engineering/Electrical Engineering
Skills:AccuracyDetail-orientedCommunicationProblem-solving
Languages:En-us
Tech Stack:IEEE1500JTAG 1149.xATPGMentor testkompressSynopsys TetramaxDFTMAXVCSPerlShell scriptingVerilogVerilog RTL designGate-level simulationScan insertionMemory BIST

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn