Design Verification Engineer, Memory Controller

Design Verification Engineer to verify memory controller IPs, develop testbenches, and drive verification strategies across block- and top-level environments within Samsung’s SoC/IP teams. Collaborate with design, SoC, and performance verification to ensure functional correctness, latency testing, and integration across IPs and silicon.