Principal Silicon Design Engineer (Design Automation)

AMD
Penang
Workplace: HybridFull timeFunction: Design (Product/UX/UI/Visual)Experience: 15+ yearsSkills: ["Leadership","Methodology adoption","Cross-site collaboration"]

Lead end-to-end full-chip integration methodology for FPGA and custom SoC programs, defining how IP and macro content, power/supply collateral, and signoff corners are integrated and verified across projects. Standardize the physical integration flow, consolidate IP/macro bill of materials and integration collateral into verified packages, and define multi-corner signoff methodology with automation for new IP integration.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
1 month ago

Principal Silicon Design Engineer (Design Automation)

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 17 hours agoStatus: Live

Job Summary

Lead end-to-end full-chip integration methodology for FPGA and custom SoC programs, defining how IP and macro content, power/supply collateral, and signoff corners are integrated and verified across projects. Standardize the physical integration flow, consolidate IP/macro bill of materials and integration collateral into verified packages, and define multi-corner signoff methodology with automation for new IP integration.
Location: Penang
Workplace: Hybrid
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Sr. Manager level

Key Responsibilities

  • •Lead and standardize the full-chip physical integration methodology across projects.
  • •Consolidate and manage the IP/macro bill-of-materials and integration collateral (including power intent) into a verified integration package per project.
  • •Define multi-corner signoff methodology and automation for new IP integration.
  • •Serve as the cross-site technical point of reference for full-chip integration.

Key Requirements

  • •15+ years in silicon physical design, integration, or signoff methodology on advanced nodes.
  • •Strong expertise in RTL-to-signoff physical implementation (synthesis, place-and-route, static timing analysis) and IP/macro integration.
  • •Solid understanding of bill-of-materials management and power intent (UPF).
  • •Proven ability to define methodology that projects adopt and drive across teams.
  • •Proficient scripting (Tcl, Python, Perl).
Experience:15+ years
Skills:LeadershipMethodology adoptionCross-site collaboration
Languages:En-us
Tech Stack:FPGASoCRTL-to-signoffSynthesisPlace-and-routeStatic timing analysisUPFTclPythonPerl

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn