Lead Product Engineer - MIPI Protocol

Cadence Design Systems
Bengaluru, Ahmedabad
Workplace: OnsiteFull timeFunction: Administration & Executive AssistanceExperience: 7-12 yearsSkills: ["Communication","Presentation","Problem-solving","Collaboration"]

Lead product engineer specializing in MIPI Verification IP; responsible for driving VIP product success with top customers, translating customer requirements into technical specs, and sharing knowledge across R&D, marketing and support. Expect strong verification expertise, experience with MIPI protocols, SystemVerilog and UVM, and about 20% travel to engage with field teams and customers.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cadence Design Systems
Cadence Design Systems
6 months ago

Lead Product Engineer - MIPI Protocol

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 5 hours agoStatus: Live

Job Summary

Lead product engineer specializing in MIPI Verification IP; responsible for driving VIP product success with top customers, translating customer requirements into technical specs, and sharing knowledge across R&D, marketing and support. Expect strong verification expertise, experience with MIPI protocols, SystemVerilog and UVM, and about 20% travel to engage with field teams and customers.
Location: Bengaluru, Ahmedabad
Workplace: Onsite
Employment Type: Full time
Job Function: Administration & Executive Assistance
Seniority: Sr. Manager level

Key Responsibilities

  • •Leads projects with high resource, risk and/or complexity.
  • •Develops and leads large and multiple cross-functional and cross-organizational programs, initiatives, and activities with high resource requirements, risk and/or complexity.
  • •Continually evaluates technology effectiveness/data interoperability of complex systems.
  • •Manages issue resolution with vendors on tech/product quality and functionality and influences vendor roadmap and direction of products.
  • •Communicates highly-complex ideas, anticipates potential objections and persuades others, often at senior levels, to adopt a different point of view.
Travel: Medium travel

Key Requirements

  • •At least 7+ to 12 years of experience with Verification and Design.
  • •Working knowledge with MIPI (CSI2/DSI/I3C/PHY) protocols is a must.
  • •Experience with Developing Verification environments using SystemVerilog.
  • •Working knowledge and experience with the UVM methodology.
  • •Excellent problem-solving and debugging skills.
Experience:7-12 yearsMIPI protocolElectronic designSemiconductors
Skills:CommunicationPresentationProblem-solvingCollaboration
Tech Stack:SystemVerilogUVMMIPI CSI2MIPI DSIMIPI I3CPHY

Company Brief

Cadence Design Systems
Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.
Industry: Developer Tools
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1988
Glassdoor
Glassdoor: 3.9
WebsiteLinkedInGlassdoor