Staff Engineer, FPGA Design (R5347)

Shield AI
Seattle
Workplace: OnsiteFull timeUSD 150,000 - 230,000 annuallyFunction: Design (Product/UX/UI/Visual)Education: phdSkills: ["Collaboration","Debugging","Problem-solving","Documentation"]

Design and develop FPGA-based communication modules for advanced UAV platforms, focusing on precise timing synchronization and redundancy across flight controllers. Implement, verify, and debug complex avionics solutions, including synthesis, implementation, timing closure, and bitstream generation. Collaborate with system-level architecture teams, PCB designers during board bring-up, and cross-functional engineering partners, while contributing to long-term FPGA technical direction and maintaining documentation.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Shield AI
Shield AI
1 month ago

Staff Engineer, FPGA Design (R5347)

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 21 hours agoStatus: Live

Job Summary

Design and develop FPGA-based communication modules for advanced UAV platforms, focusing on precise timing synchronization and redundancy across flight controllers. Implement, verify, and debug complex avionics solutions, including synthesis, implementation, timing closure, and bitstream generation. Collaborate with system-level architecture teams, PCB designers during board bring-up, and cross-functional engineering partners, while contributing to long-term FPGA technical direction and maintaining documentation.
Location: Seattle
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Design and develop FPGA-based communication modules for advanced UAV platforms.
  • •Develop solutions for precise timing synchronization and redundancy across flight controllers.
  • •Integrate FPGA solutions with system-level architecture in collaboration with cross-functional engineering teams.
  • •Perform synthesis, implementation, timing closure, and bitstream generation.
  • •Debug, test, and optimize for reliability, latency, and throughput; collaborate with PCB designers during board bring-up and hardware validation.

Pay and Benefits

Salary: USD 150,000 - 230,000 annually
Equity and Bonus:Equity

Key Requirements

  • •B.S., M.S, PhD in Electrical Engineering, Computer Engineering, or another STEM discipline.
  • •Strong FPGA design, implementation, and verification experience using VHDL or SystemVerilog.
  • •Ability to build reliable, high-performance digital communication systems.
  • •Solid understanding of timing closure, clock domain crossing, and system-level integration.
  • •Comfortable in a fast-paced, collaborative environment with evolving requirements; strong debugging and problem-solving skills.
Education:PhD / Doctorate in Electrical Engineering, Computer Engineering, or STEM (Science, Technology, Engineering, or Mathematics)
Skills:CollaborationDebuggingProblem-solvingDocumentation
Tech Stack:FPGAVHDLSystemVerilogAMDXilinxVivadoGitTCLEthernetAXI4AXI-StreamCI/CDBitstream generation

Company Brief

Shield AI
Develops AI-powered autonomy and software for military aircraft and drones to enable autonomous ISR and combat missions, integrating perception, navigation, and mission planning for defense customers.
Industry: Defense Technology
Company Size: Large (251 to 1,000 employees)
Growth: Scaleup
Funding: Series E+
Headquarters: San Diego, United States
Founded: 2015
WebsiteLinkedIn