Cadence Design Systems

1 month ago

Lead Design Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 4 hours agoStatus: Live

Job Summary

Lead electrical and functional validation for next-generation DDR interfaces (DDR5/LPDDR5/LPDDR6/HBM4/GDDR7); design testing strategies to accelerate post-silicon bring-up; transform raw data into actionable insights; drive cross-team debug workflows; deliver characterization reports influencing product decisions; automate validation and reporting with Python; serve as the go-to expert for customer DDR IP challenges.

Location: San Jose

Workplace: Onsite

Employment Type: Full time

Job Function: Design (Product/UX/UI/Visual)

Key Responsibilities

•Lead electrical and functional validation for DDR interfaces and related test plans across next-gen memory technologies
•Develop and implement innovative testing strategies to accelerate post-silicon bring-up and characterization
•Analyze validation data, produce actionable insights and visualization dashboards for engineering decisions
•Coordinate with cross-functional teams to troubleshoot issues via JIRA and robust debugging workflows
•Generate high-impact characterization reports that influence product decisions and customer success

Pay and Benefits

Salary: USD 114,800 - 213,200 annually

Perks:401kEquityPaid LeavePaid Holidays

Key Requirements

•Lead electrical and functional validation for next-generation DDR interfaces (e.g., DDR5, LPDDR5, LPDDR6, HBM4, GDDR7)
•Design and execute testing strategies to accelerate post-silicon bring-up
•Transform raw data into actionable insights through advanced analysis and visualization
•Resolve complex issues by driving JIRA-based debug workflows and collaborating across teams
•Automate validation, data processing, and reporting using Python

Experience:SemiconductorsHardware

Education:Master's

Skills:PythonJIRAData visualization

Tech Stack:PythonDDRDDR5LPDDR5LPDDR6HBM4GDDR7

Company Brief

Cadence Design Systems

Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.

Industry: Developer Tools

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: San Jose, United States

Founded: 1988

Glassdoor: 3.9

Website LinkedIn Glassdoor

Loading job details...

Preparing the role view and application actions.

Cadence Design Systems

1 month ago

Lead Design Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 4 hours agoStatus: Live

Job Summary

Location: San Jose

Workplace: Onsite

Employment Type: Full time

Job Function: Design (Product/UX/UI/Visual)

Key Responsibilities

•Lead electrical and functional validation for DDR interfaces and related test plans across next-gen memory technologies
•Develop and implement innovative testing strategies to accelerate post-silicon bring-up and characterization
•Analyze validation data, produce actionable insights and visualization dashboards for engineering decisions
•Coordinate with cross-functional teams to troubleshoot issues via JIRA and robust debugging workflows
•Generate high-impact characterization reports that influence product decisions and customer success

Pay and Benefits

Salary: USD 114,800 - 213,200 annually

Perks:401kEquityPaid LeavePaid Holidays

Key Requirements

•Lead electrical and functional validation for next-generation DDR interfaces (e.g., DDR5, LPDDR5, LPDDR6, HBM4, GDDR7)
•Design and execute testing strategies to accelerate post-silicon bring-up
•Transform raw data into actionable insights through advanced analysis and visualization
•Resolve complex issues by driving JIRA-based debug workflows and collaborating across teams
•Automate validation, data processing, and reporting using Python

Experience:SemiconductorsHardware

Education:Master's

Skills:PythonJIRAData visualization

Tech Stack:PythonDDRDDR5LPDDR5LPDDR6HBM4GDDR7

Company Brief

Cadence Design Systems

Industry: Developer Tools

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: San Jose, United States

Founded: 1988

Glassdoor: 3.9

Website LinkedIn Glassdoor