RTL Design Manager

Lead an RTL design team within the AECG IP & SoC group, driving front-end design and integration toward first-pass silicon success. Own block design and implementation across functional, timing, area, and power requirements, and guide verification. Partner with architecture, IP design, physical design teams, and product engineers. Enable efficient test and debug through RTL logic and automation, while communicating complex issues clearly across executive and engineering audiences.