Principal Design Verification Engineer (Silicon Engineering)

Design verification engineer responsible for digital ASIC/FPGA verification at block and system level; lead verification test plans from start to finish; contribute to pre-silicon, chip bring-up, and post-silicon validation; hands-on verification of complex digital designs; collaborate with cross-disciplinary teams to deliver next-generation SpaceX Starlink ASICs.