ASIC Design Engineer, BOOT and Power Management

Design and develop RTL for the BOOT and power management subsystem in automotive and client chips. Own micro-architecture and module RTL, make trade-offs across feature performance, power, and area, and drive verification and timing closure. Partner with hardware architects plus timing, VLSI, and physical design teams to ensure correct, routable implementations and support silicon validation.