Sr. Signal Integrity/Power Integrity Engineer

AMD
Santa Clara
Workplace: OnsiteFull timeFunction: Energy & Utilities OperationsExperience: 10+ yearsEducation: phdSkills: ["Problem-solving","Cross-functional collaboration","Data analysis","Automation"]

Ensure AMD’s next-generation networking products meet high reliability, performance, and efficiency requirements by designing, modeling, simulating, and validating complex high-speed signal and high-power systems. Build end-to-end channel models, run SI/PI analyses and COM/IEEE compliance checks, optimize BER/eye diagram/SNR, and use design experiments to evaluate process variations. Partner across silicon, packaging, and PCB teams while driving lab correlation and actionable design guidelines.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
1 month ago

Sr. Signal Integrity/Power Integrity Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 16 hours agoStatus: Live

Job Summary

Ensure AMD’s next-generation networking products meet high reliability, performance, and efficiency requirements by designing, modeling, simulating, and validating complex high-speed signal and high-power systems. Build end-to-end channel models, run SI/PI analyses and COM/IEEE compliance checks, optimize BER/eye diagram/SNR, and use design experiments to evaluate process variations. Partner across silicon, packaging, and PCB teams while driving lab correlation and actionable design guidelines.
Location: Santa Clara
Workplace: Onsite
Employment Type: Full time
Job Function: Energy & Utilities Operations
Seniority: Mid level

Key Responsibilities

  • •Model and simulate end-to-end high-speed channels across transceivers, IC package, PCB, and connectors/cables.
  • •Run time/frequency domain SI analysis and use industry tools/methodologies to identify and resolve loss, reflection, and crosstalk issues.
  • •Conduct channel simulations to optimize eye diagram, BER, and SNR for high-speed signaling.
  • •Perform COM analysis for IEEE channel health validation and use DOE to evaluate signal integrity across process variations.
  • •Drive PCB physical design, stack-up/rules, layout review, and lab validation/debugging to correlate with simulation results and provide design guidelines.

Key Requirements

  • •10+ years of experience in high-speed signal integrity and power integrity engineering.
  • •Strong background in PCB and package design for signal integrity and power integrity.
  • •Expertise in high-speed architecture, interconnects, and PCB/package design.
  • •Deep knowledge of high-speed interfaces (e.g., PCIe, Ethernet, DDR).
  • •Proficiency in SI/PI simulation tools such as Keysight ADS, Cadence Sigrity, and Ansys HFSS.
Experience:10+ years
Education:PhD / Doctorate in Electrical Engineering, Computer Engineering
Skills:Problem-solvingCross-functional collaborationData analysisAutomation
Languages:En-us
Tech Stack:IBIS-AMISPICEFull-wave EM analysisKeysight ADSCadence SigrityAnsys HFSSMATLABPythonTDRVNAHigh-Speed OscilloscopesSpectrum AnalyzerPCIeEthernetDDREye DiagramBit Error Rate (BER)Signal-Noise-Ratio (SNR)Channel Operation Margin (COM)IEEE

Eligibility

Work Authorization:Authorization required. Sponsorship not provided.

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn