Lead Software Engineer

Cadence Design Systems
Taiwan
Workplace: OnsiteFull timeFunction: Software EngineeringEducation: mastersSkills: ["Communication","Presentation","Peer code review","Problem-solving"]

Design, develop, and enhance detailed placement technologies for advanced semiconductor design. Lead development and maintenance of core placement algorithms, implementing placement technologies and methodologies while troubleshooting and debugging software on Unix/Linux platforms. Partner with Routing and OPT teams to define next-generation algorithms and improve solution quality, performance, and usability. Ensure code quality through peer reviews with strong focus on scalability, thread safety, and test coverage.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cadence Design Systems
Cadence Design Systems
3 days ago

Lead Software Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 19 hours agoStatus: Live

Job Summary

Design, develop, and enhance detailed placement technologies for advanced semiconductor design. Lead development and maintenance of core placement algorithms, implementing placement technologies and methodologies while troubleshooting and debugging software on Unix/Linux platforms. Partner with Routing and OPT teams to define next-generation algorithms and improve solution quality, performance, and usability. Ensure code quality through peer reviews with strong focus on scalability, thread safety, and test coverage.
Location: Taiwan
Workplace: Onsite
Employment Type: Full time
Job Function: Software Engineering
Seniority: Sr. Manager level

Key Responsibilities

  • •Design, develop, troubleshoot, and debug software applications on Unix/Linux platforms.
  • •Lead development and maintenance of core placement algorithms.
  • •Design, implement, and enhance advanced placement technologies and methodologies.
  • •Collaborate with Routing and OPT teams to define and develop next-generation algorithms.
  • •Conduct peer code reviews and maintain code quality, scalability, thread safety, and test coverage.

Key Requirements

  • •Strong software development skills in C/C++.
  • •Solid understanding of QoR (Quality of Results) and PPA (Performance, Power, and Area) optimization.
  • •Proven experience with EDA back-end design flows, including placement, timing analysis, optimization, and routing.
  • •Strong interest in developing complex software systems on Unix/Linux platforms.
  • •M.S. degree in Electrical Engineering, Computer Science, or a related field required; Ph.D. preferred.
Experience:Semiconductor designEDAUnix/Linux
Education:Master's in Electrical Engineering, Computer Science, or a related field
Skills:CommunicationPresentationPeer code reviewProblem-solving
Tech Stack:CC++UnixLinuxEDAPlacement algorithms

Company Brief

Cadence Design Systems
Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.
Industry: Developer Tools
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1988
Glassdoor
Glassdoor: 3.9
WebsiteLinkedInGlassdoor