ASIC Methodology, Flow and Integration Engineer

NVIDIA
Bengaluru, Hyderabad
Workplace: HybridFull timeFunction: Hardware, Embedded & Systems EngineeringExperience: 2+ yearsEducation: bachelorsSkills: ["Collaboration","Influencing","Debugging","Analytical thinking","Problem-solving"]

Drive ASIC flow and integration methodology across NVIDIA SoC and GPU projects, owning full-chip and block-level integration and ensuring connectivity and hierarchy management. Define and evolve internal design methodologies, build modular reusable infrastructure, and develop Python/Perl automation pipelines to streamline integration, debug, and delivery. Partner with RTL, verification, physical design, and architecture teams to ensure flow compatibility, and contribute to full-chip debug and continuous improvement.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
NVIDIA
NVIDIA
2 days ago

ASIC Methodology, Flow and Integration Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 16 hours agoStatus: Live

Job Summary

Drive ASIC flow and integration methodology across NVIDIA SoC and GPU projects, owning full-chip and block-level integration and ensuring connectivity and hierarchy management. Define and evolve internal design methodologies, build modular reusable infrastructure, and develop Python/Perl automation pipelines to streamline integration, debug, and delivery. Partner with RTL, verification, physical design, and architecture teams to ensure flow compatibility, and contribute to full-chip debug and continuous improvement.
Location: Bengaluru, Hyderabad
Workplace: Hybrid
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering
Seniority: Mid level

Key Responsibilities

  • •Own full-chip and block-level integration processes across multiple NVIDIA SoC and GPU projects.
  • •Stitch RTL units and ensure seamless connectivity and hierarchy management.
  • •Define and evolve internal design methodologies to improve scalability, quality, and turnaround time.
  • •Build automation pipelines using Python/Perl to streamline integration, debug, and delivery.
  • •Collaborate with RTL, verification, physical design, and architecture teams to ensure flow compatibility and drive full-chip debug issues.

Key Requirements

  • •BS/B.Tech/MS/M.Tech in EE, ECE, CS, or equivalent, with 2+ years of experience in ASIC design integration and methodologies.
  • •Strong understanding of IP development flows and build flows.
  • •Experience owning integration processes and defining/evolving design methodologies for scalability, quality, and turnaround time.
  • •Excellent influencing and collaboration skills across cross-cultural, multi-geography, matrixed teams.
  • •Strong debugging, analytical, and problem-solving skills, with good interpersonal/teamwork abilities.
Experience:2+ years
Education:Bachelor's in EE, ECE, CS (or equivalent)
Skills:CollaborationInfluencingDebuggingAnalytical thinkingProblem-solving
Tech Stack:ASICFlowIntegrationRTLSoCGPUPythonPerlAutomationDebuggingAI toolsClaudeCursor

Company Brief

NVIDIA
Designs and manufactures GPUs, AI accelerators, and system-on-chip products for gaming, data centers, professional visualization, and automotive markets, enabling advanced graphics, AI, and high-performance computing solutions worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1993
Glassdoor
Glassdoor: 4.3
WebsiteLinkedInGlassdoor