SI/PI Intern

Etched
San Jose
Workplace: OnsiteInternshipFunction: Healthcare (Clinical, Medical, Wellness)Skills: ["Communication","Collaboration","Problem-solving"]

Join Etched as a Signal Integrity / Power Integrity Intern to assist design and validation of next-generation AI accelerator systems. Work with package, PCB, ASIC, and system engineers to analyze high-speed interfaces (PCIe, Ethernet, SerDes), extract channel models, and improve signal quality across multi-board platforms using HFSS and other SI tools. Gain hands-on experience in a cutting-edge hardware/AI infrastructure project.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Etched
Etched
3 months ago

SI/PI Intern

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 15 hours agoStatus: Live

Job Summary

Join Etched as a Signal Integrity / Power Integrity Intern to assist design and validation of next-generation AI accelerator systems. Work with package, PCB, ASIC, and system engineers to analyze high-speed interfaces (PCIe, Ethernet, SerDes), extract channel models, and improve signal quality across multi-board platforms using HFSS and other SI tools. Gain hands-on experience in a cutting-edge hardware/AI infrastructure project.
Location: San Jose
Workplace: Onsite
Employment Type: Internship · 3 months
Job Function: Healthcare (Clinical, Medical, Wellness)
Seniority: Intern level

Key Responsibilities

  • •Signal Integrity Analysis and channel analysis for PCIe, Ethernet and other SerDes links; extract and validate S-parameter models from package and PCB layouts; analyze loss, return loss, impedance discontinuities and crosstalk; generate channel compliance reports and support design reviews.
  • •Build and validate 3D electromagnetic models using HFSS; develop board/package channel models from ECAD data; correlate simulations with measurements and lab data.
  • •Collaborate with PCB layout, packaging, hardware, and ASIC teams to identify root causes of channel degradation and propose design improvements; contribute to SI design guidelines.
  • •Extract S-parameter models from package/board designs for PCIe channels; build HFSS models of high-speed regions and BGA transitions; analyze Ethernet channels and optimize vias.
  • •Develop automated workflows for SI simulation and report generation; progress toward industry-standard SI practices and guidelines.

Pay and Benefits

Perks:Housing SupportMeal Allowance

Key Requirements

  • •Pursuing BS, MS, or PhD in Electrical Engineering, Computer Engineering, or related field
Experience:SemiconductorsHardwareAi hardware
Skills:CommunicationCollaborationProblem-solving
Languages:English
Tech Stack:HFSSSIwaveADSCSTPythonVNAsTDR

Company Brief

Etched
Designs transformer‑specialized AI inference ASICs (product: Sohu) to accelerate large‑language‑model workloads, working with TSMC for fabrication and targeting energy‑efficient inference performance.
Industry: Hardware Devices
Company Size: Medium (51 to 250 employees)
Growth: Early Stage Startup
Valuation: Unicorn (USD 1B+)
Funding: Series A
Headquarters: San Jose, United States
Founded: 2022
WebsiteLinkedInGlassdoor