Staff Design Engineer

Broadcom
India
Workplace: OnsiteFull timeFunction: Design (Product/UX/UI/Visual)Skills: ["Problem-solving","Independent work","Communication","Team collaboration","Adaptability"]

Work on multiple phases of SOC physical design, including floorplanning, partitioning, placement, clock tree synthesis, routing, and physical verification (LVS/DRC/ERC/Antenna). Own congestion, timing, and area closure by running equivalence checks, STA, crosstalk/noise analysis, and power optimization. Implement timing/functional ECOs, resolve congestion, and perform formal verification and timing analysis while collaborating with a global team using industry EDA tools.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Broadcom
Broadcom
1 month ago

Staff Design Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 12 days agoStatus: Live

Job Summary

Work on multiple phases of SOC physical design, including floorplanning, partitioning, placement, clock tree synthesis, routing, and physical verification (LVS/DRC/ERC/Antenna). Own congestion, timing, and area closure by running equivalence checks, STA, crosstalk/noise analysis, and power optimization. Implement timing/functional ECOs, resolve congestion, and perform formal verification and timing analysis while collaborating with a global team using industry EDA tools.
Location: India
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Work on SOC physical design activities including floorplanning, partitioning, placement, clock tree synthesis, routing, and physical verification (LVS/DRC/ERC/Antenna).
  • •Drive congestion, timing, and area closure through analysis and optimization.
  • •Perform equivalence checks and run STA to support verification and sign-off readiness.
  • •Conduct crosstalk delay, noise, and power optimization analysis.
  • •Implement timing and functional ECOs and help resolve congestion/timing closure while guiding team members in a global environment.

Key Requirements

  • •Experience across SOC physical design phases such as floorplanning, partitioning, placement, clock tree synthesis, routing, and physical verification (LVS/DRC/ERC/Antenna).
  • •Ability to meet congestion, timing, and area metrics using equivalence checks and STA.
  • •Experience with crosstalk delay and noise analysis, including power optimization.
  • •Ability to implement timing and functional ECOs and work through congestion resolution and timing closure.
  • •Experience with formal verification and timing analysis; ability to learn new tools and methodologies and communicate effectively.
Skills:Problem-solvingIndependent workCommunicationTeam collaborationAdaptability
Tech Stack:InnovusEncounterICCCaliberLECPrimetimeSTAECOLVSDRCERCAntennaEquivalence checksCrosstalk delay analysisNoise analysisPower optimizationFormal verification

Company Brief

Broadcom
Designs, develops, and supplies a broad range of semiconductor and infrastructure software solutions for the data center, networking, broadband, wireless, storage, and industrial markets worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Irvine, United States
Founded: 1991
WebsiteLinkedIn