DFT Design Engineer

Join Cadence as a DFT Design Engineer in Austin to design and implement testability solutions for digital ICs, collaborating with RTL, verification, and test teams. Evaluate test coverage, optimize test circuitry, and contribute to post-silicon debug workflows. Work with state-of-the-art EDA tools to improve yield, reliability, and manufacturing readiness across complex silicon blocks.