3 months ago

Design Technology Tool Enablement Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 7 hours agoStatus: Live

Job Summary

Join the Intel Design Technology Platform as an EDA Tools Software Engineer designing, developing, testing, and debugging software tools and workflows for process design and manufacturing. Collaborate with process developers and EDA vendors, automate workflows, validate tools with test cases, and translate complex design challenges into software solutions that enable advanced semiconductor processes across multiple US sites.

Location: Phoenix, Santa Clara

Workplace: Hybrid

Employment Type: Full time

Job Function: Design (Product/UX/UI/Visual)

Key Responsibilities

•Design, develop, and debug software tools and methodologies for process design and manufacturing.
•Collaborate with process developers, design rule owners, and end users to define technology specifications and requirements and implement optimal solutions.
•Automate workflows to enhance efficiency, accuracy, and deployment across teams.
•Build and execute test cases to validate software tools, ensuring seamless integration with design methodologies.
•Engage with internal partners and external EDA vendors to coordinate tool feature requirements and specifications

Key Requirements

•Master's degree in Electrical Engineering, Computer Engineering, or related STEM field with 8+ years, OR PhD in Electrical Engineering, Computer Engineering, or related STEM field with 5+ years
•3+ years of scripting languages such as Python, Tcl, Perl for automation or testing in Unix/Linux environments
•3+ years of experience in EDA tools (Calibre, ICV, Pegasus) with skills in developing rule decks (SVRF/TVF, PXL, PVL)
•5+ years of experience in semiconductor device physics and/or process technology, and design rules and translating physical design challenges into algorithmic/software solutions
•Familiarity with physical verification techniques (DRC/LVS) and exposure to Cadence Virtuoso or Synopsys Custom Designer (preferred)

Experience:SemiconductorEDASiliconDesign tools

Education:Master's

Skills:PythonTclPerlUnixLinuxEDA toolsCalibreICVPegasusSVRFTVFPXLPVLCadence VirtuosoSynopsys Custom DesignerDRCLVSPhysical verificationAutomationTesting

Tech Stack:PythonTclPerlUnixLinuxCalibreICVPegasusSVRFTVFPXLPVLCadence VirtuosoSynopsys Custom Designer

Company Brief

Intel

Designs and manufactures semiconductor chips, processors, and related hardware for PCs, data centers, networking, and embedded applications, while providing software and services to accelerate computing across industries globally.

Industry: Electronics Manufacturing

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: Santa Clara, United States

Founded: 1968

Glassdoor: 3.8

Website LinkedIn Glassdoor

Loading job details...

Preparing the role view and application actions.

Intel

3 months ago

Design Technology Tool Enablement Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 7 hours agoStatus: Live

Job Summary

Location: Phoenix, Santa Clara

Workplace: Hybrid

Employment Type: Full time

Job Function: Design (Product/UX/UI/Visual)

Key Responsibilities

•Design, develop, and debug software tools and methodologies for process design and manufacturing.
•Collaborate with process developers, design rule owners, and end users to define technology specifications and requirements and implement optimal solutions.
•Automate workflows to enhance efficiency, accuracy, and deployment across teams.
•Build and execute test cases to validate software tools, ensuring seamless integration with design methodologies.
•Engage with internal partners and external EDA vendors to coordinate tool feature requirements and specifications

Key Requirements

•Master's degree in Electrical Engineering, Computer Engineering, or related STEM field with 8+ years, OR PhD in Electrical Engineering, Computer Engineering, or related STEM field with 5+ years
•3+ years of scripting languages such as Python, Tcl, Perl for automation or testing in Unix/Linux environments
•3+ years of experience in EDA tools (Calibre, ICV, Pegasus) with skills in developing rule decks (SVRF/TVF, PXL, PVL)
•5+ years of experience in semiconductor device physics and/or process technology, and design rules and translating physical design challenges into algorithmic/software solutions
•Familiarity with physical verification techniques (DRC/LVS) and exposure to Cadence Virtuoso or Synopsys Custom Designer (preferred)

Experience:SemiconductorEDASiliconDesign tools

Education:Master's

Skills:PythonTclPerlUnixLinuxEDA toolsCalibreICVPegasusSVRFTVFPXLPVLCadence VirtuosoSynopsys Custom DesignerDRCLVSPhysical verificationAutomationTesting

Tech Stack:PythonTclPerlUnixLinuxCalibreICVPegasusSVRFTVFPXLPVLCadence VirtuosoSynopsys Custom Designer

Company Brief

Intel

Industry: Electronics Manufacturing

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: Santa Clara, United States

Founded: 1968

Glassdoor: 3.8

Website LinkedIn Glassdoor