Design Engineer - Timing Methodology

Broadcom
San Jose
Workplace: OnsiteFull timeUSD 143,800 - 230,000 annuallyFunction: Design (Product/UX/UI/Visual)Experience: 12+ yearsEducation: bachelorsSkills: ["Self-driven","Prioritization","Clear communication","Proactive delivery","Autonomous problem-solving"]

Develop and deploy timing sign-off methodologies for advanced technology nodes, partnering with Broadcom’s chip teams to improve yield and margins. Own advanced timing sign-off methodology development and modeling for SOC and 3D/2.5D IC design, including complex studies and analysis of new concepts. Lead EDA flow development for Primetime, Tempus, and Innovus, using statistical modeling, scripts, and automation to deliver practical, on-time solutions in a fast-paced agile environment.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Broadcom
Broadcom
1 day ago

Design Engineer - Timing Methodology

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 3 hours agoStatus: Live

Job Summary

Develop and deploy timing sign-off methodologies for advanced technology nodes, partnering with Broadcom’s chip teams to improve yield and margins. Own advanced timing sign-off methodology development and modeling for SOC and 3D/2.5D IC design, including complex studies and analysis of new concepts. Lead EDA flow development for Primetime, Tempus, and Innovus, using statistical modeling, scripts, and automation to deliver practical, on-time solutions in a fast-paced agile environment.
Location: San Jose
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Develop and deploy timing signoff methodologies for advanced technology nodes.
  • •Design and implement SOC, 3D/2.5D IC & multi-die signoff solutions.
  • •Participate and lead EDA flow development for Primetime, Tempus & Innovus.
  • •Perform complex studies and analysis to develop new concepts and improve existing solutions.
  • •Use statistical analysis and modeling to support production testability and yield improvements.

Pay and Benefits

Salary: USD 143,800 - 230,000 annually
Equity and Bonus:Equity
Perks:Health InsuranceDentalVision401kEquity AwardsPaid Leave

Key Requirements

  • •BS in EE/CS with 12+ years of industry experience, or MS/PhD in EE/CS with 10+ years.
  • •Hands-on experience developing and owning timing signoff methodologies.
  • •Hands-on experience with SOC and 3D/2.5D IC timing signoff.
  • •Strong statistical data analysis and modeling for yield and testability.
  • •Hands-on experience with STA tools including Primetime and Tempus, plus scripting in TCL, Python, Perl, or Unix shell for automation.
Experience:12+ yearsSemiconductorIC designSOC3D/2.5DEDASilicon technologies
Education:Bachelor's in EE/CS
Skills:Self-drivenPrioritizationClear communicationProactive deliveryAutonomous problem-solving
Tech Stack:PrimetimeTempusInnovusTCLPythonPerlUnix shellSTAEDA flowRevision controlContinuous integrationContinuous deliveryContinuous deploymentUnix

Company Brief

Broadcom
Designs, develops, and supplies a broad range of semiconductor and infrastructure software solutions for the data center, networking, broadband, wireless, storage, and industrial markets worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Irvine, United States
Founded: 1991
WebsiteLinkedIn